Intel used its Hot Chips 2026 presentation to detail the package design of its next-generation Xeon 7 'Diamond Rapids' server processors, revealing a chiplet architecture built on the 18A-P process with up to 256 P-cores, 1.28 GB of last-level cache, and a new UCIe-S based interconnect that replaces Intel's long-used EMIB packaging.
The week's stories in the categories you pick — in your inbox. No spam, unsubscribe anytime.